Acute LA4000 logic analyzer

- PC-based
- 68 / 136 channels
- USB 3.0 interface, 12V power adaptor
- 4GHz Timing Analysis / 400MHz State Analysis
- 32Gb Memory
- Active Probes (4GHz x1, 2.4GHz x2/x4)
- Logic, State and Protocol triggers
- Stackable with a DSO to form an MSO




270 x 175 x 55 (mm³)

- Protocol Decode : 10BASE-T1S¹, CAN 2.0B/CAN FD, DP_Aux¹, eMMC 4.5, I²C, MIPI I3C 1.1, SD 3.0, SPI, SVID², SWD, UART (RS232), USB1.1, USB PD 3... (100+)
- Protocol Trigger I : 10BASE-T1S¹, I²C, MIPI I3C 1.1, SPI, UART (RS232), USB PD 3, ...
- Protocol Trigger II : eMMC 4.5, eSPI, NAND Flash, SD3.0, Serial Flash, SVID³, ...
- Protocol Analyzer I : 10BASE-T1S¹, CAN 2.0B/CAN FD, I²C, MIPI I3C 1.1, SPI, USB PD 3, ...
- Protocol Analyzer II : DALI, eSPI, MDIO, PMBus, Profibus, PWM, SVID³, ...

Model	Channel	Protocol Trigger	Protocol Analyzer
LA4068E	68	l I	I. I.
LA4136E	136	l I	I. I.
LA4068B	68	I, II	I, II
LA4136B	136	I, II	I, II

Software Window



System Requirements

- USB 3.0 port
- Win 7, Win 8, Win 10, Win 11
- PC RAM 16GB (recommended) or 8GB at least







Power Si M Hardware Interface Timing Analysis (Asy State Clock Rate (Sy Storage Channels (Data / Cl Total Sample Memor Available Ti channels 4 vs. 2 Memory per 1 channel 5 R Memory per 2 channel 5	/nchronous, Max. Sample Rate) /nchronous, External Clock) lock)		30W 75W USI 4 (400 Conventional Timine 128 / 8 32 els (Conventional / Trai (16 / 16) -	er adapter 18W 45W 3 3.0 GHz MHz g, Transitional Timing 64 / 4 9Gb nsitional Timing) - Mer	30W 75W										
Mardware Interface Timing Analysis (Asy State Clock Rate (Syn Storage Channels (Data / Cli Total Sample Memory Available channels ys. Memory per channel Sin R C P P P P E E	Aax Power Consumption ynchronous, Max. Sample Rate) ynchronous, External Clock) lock) ory iming Analysis IGHz 2.4 / 2GHz .GHZ .GH	45W 64 / 4 Available chann	75W USI 4 (400 Conventional Timin 128 / 8 32 els (Conventional / Trai (16 / 16) -	45W 3 3.0 GHz MHz g, Transitional Timing 64 / 4 2Gb	75W										
Hardware Interface Timing Analysis (Asy State Clock Rate (Sy Storage Channels (Data / Cl Total Sample Memor Available T Available 4 vs. 2 Memory per channel 5 R Memory per channel 5 R C P P P P P E	ynchronous, Max. Sample Rate) ynchronous, External Clock) lock) ory iming Analysis IGHz 2.4 / 2GHz .GHz .GHz .GHz Resolution Channels	64 / 4 Available chann	USI 4 (400 Conventional Timin 128 / 8 32 els (Conventional / Trai (16 / 16) -	3 3.0 GHz MHz g, Transitional Timing 64 / 4 Gb	1										
Timing Analysis (Asy State Clock Rate (Syn Storage Channels (Data / Cl- Total Sample Memor Available T Available 4 /s. 2 Memory per 1 channel 5 R C P P P F F	vnchronous, Max. Sample Rate) vnchronous, External Clock) lock) ory Timing Analysis IGHz 2.4 / 2GHz GHz GHz GHz GHz Resolution Channels	Available chann	4 (400 Conventional Timin 128 / 8 32 els (Conventional / Tran (16 / 16) -	GHz MHz g, Transitional Timing 64 / 4 Gb	1										
State Clock Rate (sy Storage Channels (Data / Cl Total Sample Memo Available 4 channels 4 Memory per 1 channel 5 R R C P P P P P F	Inchronous, External Clock) Iock) ory Timing Analysis IGHz IGHz IGHz IGHz IGHz IGHz IGHz IGHz	Available chann	400 Conventional Timin 128 / 8 32 els (Conventional / Tran (16 / 16) -	MHz g, Transitional Timing 64 / 4 Gb											
Storage Channels (Data / Cl- Total Sample Memor Available 4 channels 4 Memory per 1 channel 5 R R C P P P P P F E	lock) ory Timing Analysis IGHz IGHz IGHz IGHz IGHz Resolution Channels	Available chann	Conventional Timin 128 / 8 32 els (Conventional / Trai (16 / 16) -	g, Transitional Timing 64 / 4 2Gb											
Channels (Data / Cl Total Sample Memor Available T channels 4 demory per 1 channel 5 R R C P P P P F E	ory iming Analysis IGHz 2.4 / 2GHz IGHz IGHz 800 / 250 / 200MHz Resolution Channels	Available chann	128 / 8 32 els (Conventional / Trai (16 / 16) -	64 / 4 2Gb	100.10										
Total Sample Memor Available T channels 4 vs. 2 Memory per 1 channel 5 R C P P P P F E	ory iming Analysis IGHz 2.4 / 2GHz IGHz IGHz 800 / 250 / 200MHz Resolution Channels	Available chann	32 els (Conventional / Traı (16 / 16) -	?Gb	128/8										
Available Ti channels 4 ys. 2 Memory per 1 channel 5 R C P P P F	iming Analysis IGHz 2.4 / 2GHz IGHz IGHz Resolution Channels		(16 / 16) -	nsitional Timing) - Mer	12070										
Available 4 channels 4 /s. 2 Memory per 1 channel 5 R C P P P P E	IGHz 2.4 / 2GHz .GHz .00 / 250 / 200MHz Resolution Channels		(16 / 16) -		Available channels (Conventional / Transitional Timing) - Memory per channel										
Memory per 1 channel 5 R C P P E	GHz 600 / 250 / 200MHz Resolution Channels		(27 / 27)	2Gb											
channel 5 R C P P E	00 / 250 / 200MHz Resolution Channels		(32 / 32) - 1Gb												
R C P P E	Resolution Channels		(64 / 64) -												
C P P E	Channels	(64 / 64) - 500Mb	(128 / 128) - 250Mb	(64 / 64) - 500Mb	(128 / 128) - 250M										
P P E		C 4	т	0 ps	120										
P. E [.]		64	128	64 es	128										
E	Pass Count														
	Event Types	Channel, Patterr	Yes (1 ~ 1000000 times) Channel, Pattern, Single / Multi Level, Parallel Clause, Width, Time-out, External												
Р			10BASE-T1S ¹ , BiSS-C, CAN2.0B/CAN FD, DP_Aux ¹ , HID over I2C, I2C, I2S, LIN2.2,												
	Protocol Triggers I		/IPI I3C 1.1, SENT, SPI,												
 Trigger					SPI, HyperBus, LPC,										
55					cro LED, MIPI RFFE 3,										
P	Protocol Triggers II	MIPI SPMI 2, Modbus, NAND Flash, PMBu Profibus, RGMII, RMII, SD 3.0 (SDIO 2.0),													
		SENT, Serial Flash (SPI NAND), SMBus													
	rig-In / Out (for Stack)														
	Ref. Clock Input Range			p=3.3 to 5V L5V											
	Resolution	10mV													
	Accuracy	± 100mV + 5%* Vth													
Ν	Non-destructive (Max.)			10V											
nnut voitade	Sensitivity		~3()0mV											
mpedance				2pF to 1Vdc											
	perating / Storage	5°	°C~45°C (41°F~113°F)/		Ĵ°F)										
Channel to channel	Iskew	250 ps 10BASE-T1S ¹ , BiSS-C, CAN2.0B/CAN FD, DP_Aux ¹ , HID over I2C, I2C, I2S, LIN2.2,													
	1	10BASE-11S ¹ , BIS), DP_Aux ¹ , HID over I2(RT (RS232), USB PD 3	C, 12C, 12S, LIN2.2,										
Protocol Analyzer/					, MII, MIPI RFFE 3,										
	11			Modbus, PMBus, Pr											
					ID ³ , USB1.1										
Z	loom In / Out	Yes													
Ĺa	anguages	English / Traditional Chinese / Simplified Chinese													
Ŵ	Vaveform Height		Adju	stable											
	200m / Report Window		Y	'es											
	Quick Cursor-positioning	Yes													
	mport Label(s)			es											
	Quick Bus Decode Setup			les											
	rigger / Auxiliary cursors	1-Wire 2-Wire 7-Seam	ر ا ent, 10BASE-T1S ¹ , A/D Mux	/25 Elash AccMeter ADC AR	MI AVERUE RISS_C RSD										
			, Close Caption, CODEC_SS												
Software			LC, HDQ, HID over I ² C, HTS												
eatures		180, IDE, IO-Link, IrDA, ISELED, ITU-R BT.656 (CCIR656), JTAG, JVC IR, LCD1602, LED_Ctrl, LIN 2.2,													
_		Line Decoding, Line Encoding, Lissajous, LPC, LPT, Math, M-Bus, MDDI, MDIO, MHL CBUS, Microchip SWI, Microwire, MII, Mini/Micro LED, MIPI CSI LP, MIPI DSI LP, MIPI I3C 1.1, MIPI RFFE 3, MIPI SoundWire 1.2,													
Р	Protocol Decode														
		MIPI SPMI 2, Modbus, NAND Flash, NEC IR, PDM, PECI 3.0, PMBus, Profibus, PS/2, PWI QSPI, RC-5, RC-6, RGB Interface, RGMII, RMII, S/PDIF, SD 3.0 (SDIO 2.0), SENT, Serial Flasl													
		Serial PSRAM, SGPIO, Smart Card, SMBus (SBS, SPD), SMI, SPI, SPI-NAND, SSI, ST7669, SVI2, SVID ² ,													
			Г (RS232), ULPI, UNI/O, USE												
Li	ine Decoding	Biphase Mark	Biphase Mark, Differential-Manchester, Manchester (Thomas, IEEE802.3),												
	,	Miller, Modified Miller, NRZI,													
Li	ine Encoding	AMI (Standard, B8ZS, HDB3), Biphase Mark, CMI, Differential-Manchester,													
Dimension L	v W v H (mm ³)	Manchester (Thomas, IEEE802.4), MLT-3, Miller, Modified Miller, NRZI, Pseudoternary, 270 x 175 x 55													
	. x W x H (mm³) Device / Accessories	2/0 x 1/5 x 55 800g / 1500g													
5	OD/ Flying lead cable	2/1/10	4 / 1 /18	2/1/10	4/1/18										

¹ Optional 10BASE-T1S / DP_Aux adapter needed. ² Upon request ONLY by users who have signed CNDA with Intel, SVID decode supported by all LA4000 models. ³ Upon request ONLY by users who have signed CNDA with Intel, SVID trigger & PA supported by LA4068B/LA4136B ONLY.

LA4068B/LA4136B can be additionally equipped with the following options.

NAND Flash Option

weight : 450g

Use 32Gb RAM as the buffer to stream all NAND Flash data into the SSD/ HDD to record all data flow from the Low-Speed Mode to the High-Speed Mode. It supports both x8 and x16 configurations for Data(I/O) pins and offers both logic analyzer and protocol analyzer modes. Additionally, it is compatible with multiple brands and allows for custom data settings.




LA4000 series can be additionally equipped with the following options.

LVDS Option

weight: 450g

LVDS Probe can be applied to logic signal and low voltage differential signal (LVDS) measureme.




Tip specification

Model		LA4K/LA4G	LA08/09	NAND	LVDS	
Number of Channels		8 / 8+1 (Data+CLK)	8 / 8+1 (Data+CLK)	4+2 (Data+Analog)	8-Diff.	
	Range	±15V	-().5V ~ +4.8V		
Threshold of Data	Resolution	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				
orbutu	Accuracy	:	8 / 8 + 1 (Data + CLK) 8 / 8 + 1 (Data + CLK) 4 + 2 (Data + Analog) 8 ±15V -0.5V ~ +4.8V -0.5V ~ -10			
	Max. (Non-destructive)	±40V DC+ AC peak	±15	V DC+AC peak	-0.5V~+4.6V DC+AC peak	
Input Voltage of Data	Operation	±15V		$\begin{array}{c c} & 4+2 \\ (Data+Analog) \\ \hline 5V \sim +4.8V \\ 21mV \\ \hline 21mV \\ \hline \\ \hline \\ DC+AC peak \\ \hline 0.5V \sim +4.6V DC+AC peak \\ \hline -0.5V \sim +4.6V DC+AC peak \\ \hline 1V \sim 8V \\ \hline 0V \sim 3.3V \\ \hline \sim 100mV \\ \hline M\Omega \parallel 5pF \\ \hline 75K \Omega \parallel 3pF \\ \hline -0.5V \sim +8V DC+AC peak \\ \hline \\ \hline 0V \sim 4V \\ \hline -1mV \\ \hline \\ \hline 1M \\ \hline \\ \hline \end{array}$		
or Data	Sensitivity		~100mV			
Impedance of Data		~ 55KΩ <2pF to 1Vdc		1MΩ 5pF	75K Ω 3pF	
	Max. (Non-destructive)			-0.5V ~ +8V DC+AC peak		
Input Voltage	Operation			0V ~ 4V		
of Analog	Resolution			~1mV		
	Sampling Rate			1M		
Impedance of a	nalog			1MΩ 100pF		

Protocol Analyzer:

It is hardware decoding and streaming protocol data into SSD hard drive for a long time without waveforms.



Show waveforms with bus decodes



Protocol Analyzer

Show real-time protocol data Application timing: view real-time protocol data if many idles in between



Protocol Logger

Like data logger, save massive data into SSD hard drive Application timing: save massive protocol data if not many idles in between



Protocol Monitor

Like dash cameras, record protocol data by the device's memory only Application timing: trigger event only happens in very long time

Standard Equipment List for LA4000 Series:



Software and Manual Download links at: http://www.acute.com.tw

Logic Analyzer:

Capture digital waveforms and support bus decodes. Able to stack with a DSO to form as an MSO.


Parallel Clause triggers (Logic) :

¥ ▶ State 0	Description IF OR	(Bus_[A7:A0] = 55h AND CH-08)Edge Rising (Bus_[A7:A0] = AAh AND CH-08)Edge Rising Start Timer 0 AND Reset Timer 0 Goto Next
► State 1	Description IF	CH-08 Edge Falling AND Timer/Counter 0 Condition Matched Set Triggered


16-States parallel IF Clause settings for 128/64 channel value comparisons combined with AND/OR logic condition and 4 Timer/Counter conditions.

Quick View

Right-click and drag on the clock waveform to see the frequency and the number of transitions



Flow chart bus triggers (Protocol) :



Automation & SDK

Acute LAVISA provides an interface where users can operate the software for capturing, stopping, or dynamically reading the current software's measurement and decoding analysis data (such as I2C, eSPI, SPI, QSPI,...) through self-written programs using textual commands.

Connect	t Protocol Configuration Wa	veform.	Run	Q	Search All I Search	Field	~	▼ ▼ 1501 / 1		I o bottom	Window	Save to	text Stac	k		
					D (252) (25	-										
T.	imestamp (h:m:s.ms.us.n	19-221.52			Address (N ROCE	Data	L			ASCII		Eri	cor Inf	ormation	
496	16:25:09.973.475.10		tart	_	50	Wr	17				4					
497	16:25:09.973.573.26		epeat Sta	art	50	Rd	3E*				>					
498	16:25:09.973.976.18	2	tart		79*	Wr	- 12	F3* BE*						2	bit slave addre.	
499	16:25:09.974.477.10	100 CO. 100	tart		79*	Wr		66* BB*			.f.			1.22 (10)	bit slave addre.	22001
500	16:25:09.974.978.22	10	tart		79*	Wr	52*				R				bit slave addre.	
501	16:25:09.975.076.56	202002	lepeat Sta	art	79*	Rd	77*				W.			2650 20	bit slave addre.	and the second se
502	16:25:09.975.479.34		tart		79*	Wr		BE* EB*			s			2	bit slave addre.	
503	16:25:09.975.669.60		lepeat Sta	art	79*	Rd	BE*				••			10-	bit slave addre.	
504	16:25:09.976.982.12		tart		54*	Rd		7B* 7C*			z{					
505	16:25:09.977.199.90		tart		54*	Wr	7A*	7B* 7C*			z{					_
506	16:25:09.978.484.78		tart		00*	Wr	-							Igen	eral call addre.	
507	16:25:09.978.985.28	Market Contract	tart		50	Wr	00				•					
508	16:25:09.979.083.42		epeat Sta	art	50	Rd	10*									_
509	16:25:09.979.486.26		tart		50	Rd	12*				•					_
510	16:25:09.979.987.20		tart		50	Rd	14 1				• •					_
511	16:25:09.980.488.16		tart		50	Rd		A 1C*			•••					
512	16:25:09.980.989.28		tart		50	Rd		20 22 24*			. "\$					
513	16:25:09.981.490.10	00 S	tart		50	Rd	26 2	28 2A 2C*			&(*,					
	CH-00 CH-00 Bus BUS_I2C(I2C) Life E Measurement Type Label Name A Label Name B				From To Minimur				aximum Average		ge	EX A Total 281ms				
	M Positive Pulse Width		5_12C (Ch 0	-		Begin	End	5us		13.340u		5.219us				
	∭ Negative Pulse Width	∭ BUS	5_12C (Ch 0)	Begin H		End 3.740us			7.500us		5.044us	329.	802ms		
	M Positive Pulse Width		5_12C (Ch 1)		Begin	End	20ns		80.020us	5	10.176us		298ms	_	
	M Negative Pulse Width Click to Add	JUL BUS	3_12C (Ch 1			Comr	nand		Par	ameter	Read	Back	418.	775ms	- 7	
				1	*PA:CAPT	RT										
				2	SLEEP				300	00						
		3 *PA:REPORT:ROV					WCOUNT?		1724							
				4	*PA:REPC	ORT:CO	LUM	NCOUNT?			8	n	mand		Paran, er	Read
				5	*PA:REPC	ORT:DA	TA?		150	0 4	77* A	7* N	TREPORT	DATA	? 05	5us
										2 *LA:N	IEASU	REMEN	TREPORT	DATA	? 15	3.740
										3 *LA:N	MEASU	REMEN	TREPORT	DATA	2 5	20ns
									4	4 *LA:N	MEASU	REMEN	TREPORT	DATA	? 35	20ns

Remote Control

AqLAVISA can be further integrated with gRPC or TCP/IP connections, allowing remote software to conduct data analysis.

