



REFERENCE DESIGN GUIDE

SV4E-DPTXCPTX

Device Adapter Board (DAB)

E SERIES







Table of Contents

Introduction	3
Device Adapter Board (DAB) Ports and Connectors	
Physical Connections	
Reference Design: Device Adapter Board (DAB)	
QTH / QSH Connectors	5
QSH High Speed Signal Connections	6
QSH GPIO Connections	7
QSH Programmable Power Supplies	9
Additional Documentation	10



Introduction

OVERVIEW

The SV4E-DPTXCPTX Generator is a highly integrated instrument designed for testing MIPI® Alliance D-PHY and C-PHY enabled devices. A device adapter board (DAB) forms the physical interface between an SV4E-DPTXCPTX and a customer device under test (DUT). The DAB provides the connections for all high-speed D-PHY or C-PHY transmitted signals, low speed GPIO signal pins, and any power supply pins for the DUT, if required. This document provides the information required for customers to design the DAB for their specific test application.

A reference design (schematic, layout, and bill of materials) for an example DAB is available. Please contact Introspect Technology for access to this reference design.

Device Adapter Board (DAB) Ports and Connectors

PHYSICAL CONNECTIONS

Figure 1(a) and (b) show the ports and connectors on the SV4E-DPTXCPTX. The connection of a typical DAB is shown in Figure 1(c). The DAB provides the physical interface between the SV4E-DPTXCPTX to the DUT.





Figure 1: SV4E-DPTXCPTX connectors: (a) left side (b) right side (c) typical DAB connection



A diagram outlining the mechanical connection of a DAB to SV4E-DPTXCPTX is shown in Figure 2 below. The stiffener, spacers, and screws are included as standard parts of the SV4E-DPTXCPTX construction.



REFERENCE DESIGN: DEVICE ADAPTER BOARD (DAB)


A reference design for a DAB is available from Introspect Technology. Photographs of the top and bottom of the reference design are shown in Figure 2.

The reference design shown in Figure 2 provides the required QSH connector (J58) for attachment to the SV4E-DPTXCPTX. Direct access to high-speed D-PHY / C-PHY signals is provided via SMA connectors (J2 to J7, J23 to J28). Access to several GPIO pins is provided via a right-angle 0.1" header (J19 in the figure). This DAB has been designed as a generic interface and may be used as a prototype for any DUT.

The following sections provide additional connection details which may be required by a customer DAB.



DEVICE ADAPTER BOARD (DAB) PORTS AND CONNECTORS



QTH / QSH CONNECTORS

The SV4E-DPTXCPTX has a 120 pin, high-speed connector for all inputs and outputs, with part number Samtec QTH-060-01-L-D-A. This part is designed to mate to a high-speed connector on the customer adapter board using the following part number:

Part Number: Samtec QSH-060-01-L-D-A

https://www.samtec.com/products/qsh

All signals between the SV4E-DPTXCPTX and the DAB connect through this single QTH / QSH connector combination.



QSH HIGH SPEED SIGNAL CONNECTIONS

The pinout for the high-speed D-PHY and C-PHY signals on the QSH connector is given in Table 1. The ground pins specified below should be implemented on the DAB even if not all lanes are used in a particular application.

TABLE 1: SV4E DAB HIGH SPEED SIGNAL PINS

FOOTPRINT	PINS	DPHY SIGNAL NAME	CPHY SIGNAL NAME	DESCRIPTION
QSH-060-01-L-D-A (QSH top view, placed	1	DPHY TX D1P	CPHY TX CA1	DPHY TX Data Lane 1P / CPHY TX Trio 1, Pin A
	7	DPHY TX D1N	CPHY TX CB1	DPHY TX Data Lane 1N / CPHY TX Trio 1, Pin B
on bottom side of	13	-	CPHY TX CC1	CPHY TX Trio 1, Pin C
DAB)	19	DPHY TX CKP	CPHY TX CA2	DPHY TX Clock P / CPHY TX Trio 2, Pin A
1 = = 2	25	DPHY TX CKN	CPHY TX CB2	DPHY TX Clock N / CPHY TX Trio 2, Pin B
	31	-	CPHY TX CC2	CPHY TX Trio 2, Pin C
	73	DPHY TX D3P	CPHY TX CA3	DPHY TX Data Lane 3P / CPHY TX Trio 3, Pin A
1 00000000000000000000000000000000000	79	DPHY TX D3N	CPHY TX CB3	DPHY TX Data Lane 3N / CPHY TX Trio 3, Pin B
	85	DPHY TX D4P	CPHY TX CC3	DPHY TX Data Lane 4P / CPHY TX Trio 3, Pin C
	91	DPHY TX D4N	CPHY TX CA4	DPHY TX Data Lane 4N / CPHY TX Trio 4, Pin A
000000	97	DPHY TX D2P	CPHY TX CB4	DPHY TX Data Lane 2P / CPHY TX Trio 4, Pin B
000000	103	DPHY TX D2N	CPHY TX CC4	DPHY TX Data Lane 2N / CPHY TX Trio 4, Pin C
00000000000000000000000000000000000000	3, 5, 9, 11, 15, 17, 21, 23, 27, 29, 33, 35, 71, 75, 77, 81, 83, 87, 89, 93, 95, 99, 101, 105, 107	Ground	Ground	Required ground connections

SV4E-DPTXCPTX Device Adapter Board INTROSPECT.CA



QSH GPIO CONNECTIONS

The pinout for the general purpose I/Os (GPIOs) on the QSH connector is given in Table 2. The names and functions are fixed for the first four GPIO pins. Other GPIO pins (GPIO_A4 to GPIO_A15, as labelled in the DAB schematic) may be used to implement other functions directly in Pinetree. Please consult with Introspect if other GPIOs are intended for customer use.

All pins below are compatible with LVCMOS 1.8 V logic.

TABLE 2: SV4E DAB GPIO PINS

FOOTPRINT	QSH PIN	SV4E-DPTXCPTX REFERENCE DAB SCHEMATIC NAME	PINETREE SOFTWARE NAME	1/0	DESCRIPTION
QSH-060-01-L-D- A (QSH top view,	2	GPIO_A0	RESET_N	1	SV4E reset pin, active low ("0" = reset, "1" = not in reset)
	4	GPIO_A1	USER I3C SCL	0	General purpose I2C / I3C bus (SV4E is master)
placed on bottom side of DAB)	8	GPIO_A2	USER I3C SDA	I/O	General purpose I2C / I3C bus (SV4E is master)
	10	GPIO_A3	FRAME_START/ TE	0	Frame start trigger (for CSI-2) Tearing effect trigger (for DSI-2)
1 8 8 2	14	GPIO_A4	GPIO[0]	I/O	User configurable (Input/Output)
1 00000000000000000000000000000000000	16	GPIO_A5	GPIO[1]	I/O	User configurable (Input/Output)
	20	GPIO_A6	GPIO[2]	I/O	User configurable (Input/Output)
	22	GPIO_A7	GPIO[3]	I/O	User configurable (Input/Output)
	26	GPIO_A8	GPIO[4]	I/O	User configurable (Input/Output)
	28	GPIO_A9	GPIO[5]	I/O	User configurable (Input/Output)
	32	GPIO_A10	GPIO[6]	I/O	User configurable (Input/Output)
	34	GPIO_A11	GPIO[7]	I/O	User configurable (Input/Output)
	38	GPIO_A12	GPIO[8]	I/O	User configurable (Input/Output)
	40	GPIO_A13	GPIO[9]	I/O	User configurable (Input/Output)
00000000000000000000000000000000000000	44	GPIO_A14	GPIO[10]	I/O	User configurable (Input/Output)
119	46	GPIO_A15	GPIO[11]	I/O	User configurable (Input/Output)
	6, 12, 18, 24, 30, 36, 42, 48	Ground	-	-	Required ground connections

SV4E-DPTXCPTX Device Adapter Board INTROSPECT.CA





For the purposes of prototyping, the reference DAB (as pictured in Figure 2) provides easy access to several of the GPIO pins via the J19 connector. Please refer to Table 3 below for the direct mapping between the J57 QSH pins, the J19 header pins, and the Pinetree software naming conventions for the programmable GPIOs.

TABLE 3: GPIO PINS SUPPORTED BY THE REFERENCE DESIGN DAB

FOOTPRINT	Т	QSH PIN	SV4E- DPTXCPTX REFERENCE DAB PIN ON J19	PINETREE SOFTWARE NAME	1/0	DESCRIPTION
QSH-060-01-L-D-A (QSH top view, placed on bottom side of DAB)		2	10	RESET_N	1	SV4E reset pin, active low ("0" = reset, "1" = not in reset)
		4	9	USER 13C SCL	0	General purpose I2C / I3C bus (SV4E is master)
		8	8	USER I3C SDA	I/O	General purpose I2C / I3C bus (SV4E is master)
	2	10	7	FRAME_START/ TE	0	Frame start trigger (for CSI-2) Tearing effect trigger (for DSI-2)
1 0000000000000000000000000000000000000		14	6	GPIO[0]	I/O	User configurable (Input/Output)
		16	5	GPIO[1]	I/O	User configurable (Input/Output)
		20	4	GPIO[2]	I/O	User configurable (Input/Output)
		22	3	GPIO[3]	I/O	User configurable (Input/Output)
		26	2	GPIO[4]	I/O	User configurable (Input/Output)
		28	1	GPIO[5]	I/O	User configurable (Input/Output)
		32	*	GPIO[6]	I/O	User configurable (Input/Output)
		34	*	GPIO[7]	I/O	User configurable (Input/Output)
		38	*	GPIO[8]	I/O	User configurable (Input/Output)
		40	*	GPIO[9]	I/O	User configurable (Input/Output)
		44	*	GPIO[10]	I/O	User configurable (Input/Output)
		46	*	GPIO[11]	I/O	User configurable (Input/Output)
119	120	6, 12, 18, 24, 30, 36, 42, 48	-	-	-	Ground connections
		-	12	-	I/O	Ground connection

^{*} Not routed on the reference schematic, but available on the SV4E.



QSH PROGRAMMABLE POWER SUPPLIES

The QSH connector provides access to six programmable power supplies which may be used on the DAB. The programmable range of these supplies is between 1.0 V to 5.0 V, in steps of 1 mV, with a maximum supply current of 3.0 A for each supply.

The pinout for these supplies is specified in Table 4. If used, please ensure that appropriate decoupling is applied (100 nF minimum per supply).

TABLE 4: SV4E DAB, PROGRAMMABLE POWER SUPPLIES

FOOTPRINT	QSH PIN NUMBER	NAME	DESCRIPTION
	50	PV1_OUT	Programmable Power Supply # 1 Output Pin
QSH-060-01-L-D		PV1_OUT	Programmable Power Supply # 1 Output Pin
(QSH top view, placed	1 30	PV2_OUT	Programmable Power Supply # 2 Output Pin
on bottom side of	58	PV2_OUT	Programmable Power Supply # 2 Output Pin
1 2	62	PV3_OUT	Programmable Power Supply # 3 Output Pin
1 000000000000000000000000000000000000	64	PV3_OUT	Programmable Power Supply # 3 Output Pin
0000000	67	PV4_OUT	Programmable Power Supply # 4 Output Pin
10000000 100000000	69	PV4_OUT	Programmable Power Supply # 4 Output Pin
	109	PV5_OUT	Programmable Power Supply # 5 Output Pin
00000000	111	PV5_OUT	Programmable Power Supply # 5 Output Pin
	115	PV6_OUT	Programmable Power Supply # 6 Output Pin
119 120	117	PV6_OUT	Programmable Power Supply # 6 Output Pin
	48, 54, 60, 65, 66, 71, 107, 113, 119	Ground	Required ground connections



Additional Documentation

SV4E-DPTXCPTX DAB Design Files.zip

• Includes reference schematic (.pdf), layout files (.brd), and Bill of Materials (.xlsx) for the example DAB. Please contact Introspect Technology for access to the reference design.



Revision Number	History	Date
1.0	Document release	October 6, 2020
1.1	Updated pinout for QSH-060 connector and updated signal names for the new reference adapter board and design files.	November 3, 2022
1.2	Updated software mentions to Pinetree	August 22, 2023

The information in this document is subject to change without notice and should not be construed as a commitment by Introspect Technology. While reasonable precautions have been taken, Introspect Technology assumes no responsibility for any errors that may appear in this document.

